




# CMOS數位邏輯

Complementary MOS or CMOS technology






## 反相器 (反閘)






# 反相器的操作


當輸入為高電位(Hi, 1)



當輸入為低電位(Lo, 0)



# 反相器的轉換特性




選擇元件參數使得：

$$k'_n \left( \frac{W}{L} \right)_n = k'_p \left( \frac{W}{L} \right)_p \quad \text{or}$$

$$\frac{W_p}{W_n} = \frac{m_n}{m_p} \quad \text{and}$$

$$|V_{tn}| = |V_{tp}| = V_t$$



計算  $V_{IL}$  和  $V_{IH}$

定義為轉換曲線上斜率為-1對應的輸入電壓。

考慮CD間曲線，此時之  $Q_N$  在 triode 區， $Q_P$  在 sat. 區，符合

$$(\mathbf{u}_I - V_t - \frac{1}{2}\mathbf{u}_O)\mathbf{u}_O = \frac{1}{2}(V_{DD} - \mathbf{u}_I - V_t)^2$$

兩邊對  $\mathbf{u}_I$  微分

$$(\mathbf{u}_I - V_t) \frac{d\mathbf{u}_O}{d\mathbf{u}_I} + \mathbf{u}_O - \mathbf{u}_O \frac{d\mathbf{u}_O}{d\mathbf{u}_I} = -(V_{DD} - \mathbf{u}_I - V_t)$$

令

$$\mathbf{u}_I = V_{IH} \quad \frac{d\mathbf{u}_O}{d\mathbf{u}_I} = -1$$

解得

$$\mathbf{u}_O = V_{IH} - \frac{V_{DD}}{2} \quad V_{IH} = \frac{1}{8}(5V_{DD} - 2V_t)$$

同理可推導得

$$V_{IL} = \frac{1}{8}(3V_{DD} + 2V_t)$$

計算 noise margin

$$NM_H = V_{OH} - V_{IH} = V_{DD} - \frac{1}{8}(5V_{DD} - 2V_t) = \frac{1}{8}(3V_{DD} + 2V_t)$$

$$NM_L = V_{IL} - V_{OL} = \frac{1}{8}(3V_{DD} + 2V_t) - 0 = \frac{1}{8}(3V_{DD} + 2V_t)$$


# 動態特性與功率耗散

## Propagation delay 傳遞延遲

假設  $V_t \sim 0.2V_{DD}$

$$t_{PHL} = \frac{1.6C}{k'_n(W/L)_n V_{DD}}$$

$$t_{PLH} = \frac{1.6C}{k'_p(W/L)_p V_{DD}}$$




## Delay-Power Product 延遲功率乘積

CMOS反相器(或其他邏輯閘)只有在狀態轉換時,才有功率損耗。每週期損耗為 $CV_{DD}^2$ ,  $Q_P$ 和 $Q_N$ 各半。

若開關的頻率為 $f$ ,則功率耗散為


$$P_D = fCV_{DD}^2$$



Delay-power product定義為


$$DP = P_D t_P$$

對CMOS  $DP = CV_{DD}^2$



## 常見的CMOS邏輯閘

### 一般結構



若要使輸出Y為高(1)，須要求PUN各併聯電路至少有一導通（串聯電路全導通），且PDN各併聯電路無一導通（串聯電路至少有一不導通）。

若要使輸出Y為低(0)，須要求PDN各併聯電路至少有一導通（串聯電路全導通），且PUN各併聯電路無一導通（串聯電路至少有一不導通）。




PUN由PMOS構成

PDN由NMOS構成




PUN和PDN必須配合設計




## 一些PUN電路設計



## 一些PDN電路設計




A two-input CMOS NOR gate



$$Y = \overline{A + B}$$

$$\overline{Y} = A + B$$


A two-input CMOS NAND gate



$$Y = \overline{AB}$$

$$\overline{Y} = AB$$


一個稍微複雜的電路



$$Y = \overline{A(B + CD)}$$


$$\overline{Y} = A(B + CD)$$

## Exclusive-OR Function



$$Y = A\bar{B} + \bar{A}B$$

$$\bar{Y} = AB + \bar{A}\bar{B}$$




A	$\bar{A}$	B	$\bar{B}$	Y	$\bar{Y}$
0	1	0	1	0	1
0	1	1	0	1	0
1	0	0	1	1	0
1	0	1	0	0	1

1位元不含進位的加法器  
 共需12個MOSFETs


# MOSFET個數少的Exclusive-OR function

將MOSFET用作開關


共用8個MOSFETs



Static Random-Access Memory (SRAM)  
and Dynamic Random-Access Memory (DRAM)



A SRAM cell



A DRAM cell