(c) Generalize the expression derived in (b) for the case of \(m\) diodes connected in series and \(R\) adjusted to obtain \(V_O = 0.7mV\) at no load.

**D3.61** Design a diode voltage regulator to supply 1.5 V to a 150-\(\Omega\) load. Use two diodes specified to have a 0.7-V drop at a current of 10 mA and \(n = 1\). The diodes are to be connected to a +5-V supply through a resistor \(R\). Specify the value for \(R\). What is the diode current with the load connected? What is the increase resulting in the output voltage when the load is disconnected? What change results if the load resistance is reduced to 100 \(\Omega\)? To 75 \(\Omega\)? To 50 \(\Omega\)?

**D3.62** A voltage regulator consisting of two diodes in series fed with a constant-current source is used as a replacement for a single carbon-zinc cell (battery) of nominal voltage 1.5 V. The regulator load current varies from 2 mA to 7 mA. Constant-current supplies of 5 mA, 10 mA, and 15 mA are available. Which would you choose, and why? What change in output voltage would result when the load current varies over its full range? Assume that the diodes have \(n = 2\).

**3.63** A particular design of a voltage regulator is shown in Fig. P3.63. Diodes \(D_1\) and \(D_2\) are 10-mA units; that is, each has a voltage drop of 0.7 V at a current of 10 mA. Each has \(n = 1\).

(a) What is the regulator output voltage \(V_O\) with the 150-\(\Omega\) load connected?

(b) Find \(V_O\) with no load.

(c) With the load connected, to what value can the 5-V supply be lowered while maintaining the loaded output voltage within 0.1 V of its nominal value?

(d) What does the loaded output voltage become when the 5-V supply is raised by the same amount as the drop found in (c)?

(e) For the range of changes explored in (c) and (d), by what percentage does the output voltage change for each percentage change of supply voltage in the worst case?

---

**SECTION 3.4: OPERATION IN THE REVERSE BREAKDOWN REGION—ZENER DIODES**

**3.64** Partial specifications of a collection of zener diodes are provided below. Identify the missing parameter, and estimate its value. Note from Fig. 3.21 that \(V_{ZK} = V_{ZO}\).

(a) \(V_Z = 10.0\) V, \(V_{ZK} = 9.6\) V, and \(I_{ZT} = 50\) mA

(b) \(I_{ZT} = 10\) mA, \(V_Z = 9.1\) V, and \(r_z = 30\) \(\Omega\)

(c) \(r_z = 2\) \(\Omega\), \(V_Z = 6.8\) V, and \(V_{ZK} = 6.6\) V

(d) \(V_Z = 18\) V, \(I_{ZT} = 5\) mA, and \(V_{ZK} = 17.2\) V

(e) \(I_{ZT} = 200\) mA, \(V_Z = 7.5\) V, and \(r_z = 1.5\) \(\Omega\)

Assuming that the power rating of a breakdown diode is established at about twice the specified zener current \(I_{ZT}\), what is the power rating of each of the diodes described above?

**D3.65** A designer requires a shunt regulator of approximately 20 V. Two kinds of zener diodes are available: 6.8-V devices with \(r_z\) of 10 \(\Omega\) and 5.1-V devices with \(r_z\) of 30 \(\Omega\). For the two major choices possible, find the load regulation. In this calculation neglect the effect of the regulator resistance \(R\).

**3.66** A shunt regulator utilizing a zener diode with an incremental resistance of 5 \(\Omega\) is fed through an 82-\(\Omega\) resistor. If the raw supply changes by 1.3 V, what is the corresponding change in the regulated output voltage?

**3.67** A 9.1-V zener diode exhibits its nominal voltage at a test current of 28 mA. At this current the incremental resistance is specified as 5 \(\Omega\). Find \(V_{ZO}\) of the zener model. Find the zener voltage at a current of 10 mA and at 100 mA.

**D3.68** Design a 7.5-V zener regulator circuit using a 7.5-V zener specified at 12 mA. The zener has an incremental resistance \(r_z = 30\) \(\Omega\) and a knee current of 0.5 mA. The regulator operates from a 10-V supply and has a 1.2-k\(\Omega\) load. What is the value of \(R\) you have chosen? What is the regulator output voltage when the supply is 10% high? Is 10% low? What is the output voltage when both the supply is 10% high and the load is removed? What is the smallest possible load resistor that can be used while the zener operates at a current no lower than the knee current while the supply is 10% low?

**D3.69** Provide two designs of shunt regulators utilizing the 1N5235 zener diode, which is specified as follows: \(V_Z = 6.8\) V and \(r_z = 5\) \(\Omega\) for \(I_Z = 20\) mA; at \(I_Z = 0.25\) mA (near the knee), \(r_z = 750\) \(\Omega\). For both designs, the supply voltage is nominally 9 V and varies by \(\pm 1\) V. For the first design, assume that the availability of supply current is not a problem, and thus operate the diode at 20 mA. For the second design, assume that the current from the raw supply is limited, and therefore you are forced to operate the diode at 0.25 mA. For the purpose of these initial designs, assume no load. For each design find the value of \(R\) and the line regulation.
**D3.70** A zener shunt regulator employs a 9.1-V zener diode for which \( V_z = 9.1 \) V at \( I_z = 9 \) mA, with \( r_z = 30 \) \( \Omega \) and \( I_{z0} = 0.3 \) mA. The available supply voltage of 15 V can vary as much as ±10%. For this diode, what is the value of \( V_{z0} \)? For a nominal load resistance \( R_L \) of 1 k\( \Omega \) and a nominal zener current of 10 mA, what current must flow in the supply resistor \( R_S \)? For the nominal value of supply voltage, select a value for resistor \( R \), specified to one significant digit, to provide at least that current. What nominal output voltage results? For a ±10% change in the supply voltage, what variation in output voltage results? If the load current is reduced by 50%, what increase in \( V_o \) results? What is the smallest value of load resistance that can be tolerated while maintaining regulation when the supply voltage is low? What is the lowest possible output voltage that results? Calculate values for the line regulation and for the load regulation for this circuit using the numerical results obtained in this problem.

**D3.71** It is required to design a zener shunt regulator to provide a regulated voltage of about 10 V. The available 10-V, 1-W zener of type 1N4740 is specified to have a 10-V drop at a test current of 25 mA. At this current its \( r_z \) is 7 \( \Omega \). The raw supply available has a nominal value of 20 V but can vary by as much as ±25%. The regulator is required to supply a load current of 0 mA to 20 mA. Design for a minimum zener current of 5 mA.

(a) Find \( V_{z0} \).
(b) Calculate the required value of \( R \).
(c) Find the line regulation. What is the change in \( V_o \) expressed as a percentage, corresponding to the ±25% change in \( V_z \)?
(d) Find the load regulation. By what percentage does \( V_o \) change from the no-load to the full-load condition?
(e) What is the maximum current that the zener in your design is required to conduct? What is the zener power dissipation under this condition?

**SECTION 3.5: RECTIFIER CIRCUITS**

**3.72** Consider the half-wave rectifier circuit of Fig. 3.25(a) with the diode reversed. Let \( V_s \) be a sinusoid with 15-V peak amplitude, and let \( R = 1.5 \) k\( \Omega \). Use the constant-voltage-drop diode model with \( V_o = 0.7 \) V.

(a) Sketch the transfer characteristic.
(b) Sketch the waveform of \( v_o \).
(c) Find the average value of \( v_o \).
(d) Find the peak current in the diode.
(e) Find the PIV of the diode.

**3.73** Using the exponential diode characteristic, show that for \( v_s \) and \( v_o \) both greater than zero, the circuit of Fig. 3.25(a) has the transfer characteristic

\[
v_o = v_s - v_o \left( \text{at } i_o = 1 \text{ mA} \right) - n V_T \ln \left( v_o / R \right)
\]

where \( v_s \) and \( v_o \) are in volts and \( R \) is in kilohms.

**3.74** Consider a half-wave rectifier circuit with a triangular-wave input of 5-V peak-to-peak amplitude and zero average and with \( R = 1 \) k\( \Omega \). Assume that the diode can be represented by the piecewise-linear model with \( V_{z0} = 0.65 \) V and \( r_z = 20 \) \( \Omega \). Find the average value of \( v_o \).

**3.75** For a half-wave rectifier circuit with \( R = 1 \) k\( \Omega \), utilizing a diode whose voltage drop is 0.7 V at a current of 1 mA and exhibiting a 0.1-V change per decade of current variation, find the values of the input voltage to the rectifier corresponding to \( v_o = 0.1 \) V, 0.5 V, 1 V, 2 V, 5 V, and 10 V. Plot the rectifier transfer characteristic.

**3.76** A half-wave rectifier circuit with a 1-k\( \Omega \) load operates from a 120-V (rms) 60-Hz household supply through a 10-to-1 step-down transformer. It uses a silicon diode that can be modeled to have a 0.7-V drop for any current. What is the peak voltage of the rectified output? For what fraction of the cycle does the diode conduct? What is the average output voltage? What is the average current in the load?

**3.77** A full-wave rectifier circuit with a 1-k\( \Omega \) load operates from a 120-V (rms) 60-Hz household supply through a 5-to-1 transformer having a center-tapped secondary winding. It uses two silicon diodes that can be modeled to have a 0.7-V drop for all currents. What is the peak voltage of the rectified output? For what fraction of a cycle does each diode conduct? What is the average output voltage? What is the average current in the load?

**3.78** A full-wave bridge rectifier circuit with a 1-k\( \Omega \) load operates from a 120-V (rms) 60-Hz household supply through a 10-to-1 step-down transformer having a single secondary winding. It uses four diodes, each of which can be modeled to have a 0.7-V drop for any current. What is the peak value of the rectified voltage across the load? For what fraction of a cycle does each diode conduct? What is the average voltage across the load? What is the average current through the load?

**D3.79** It is required to design a full-wave rectifier circuit using the circuit of Fig. 3.26 to provide an average output voltage of:

(a) 10 V
(b) 100 V

In each case find the required turns ratio of the transformer. Assume that a conducting diode has a voltage drop of 0.7 V. The ac line voltage is 120 V rms.

**D3.80** Repeat Problem 3.79 for the bridge rectifier circuit of Fig. 3.27.
**D3.81** Consider the full-wave rectifier in Fig. 3.26 when the transformer turns ratio is such that the voltage across the entire secondary winding is 24 V rms. If the input ac line voltage (120 V rms) fluctuates by as much as ±10%, find the required PIV of the diodes. (Remember to use a factor of safety in your design.)

**3.82** The circuit in Fig. P3.82 implements a complementary-output rectifier. Sketch and clearly label the waveforms of $v_o^+$ and $v_o^-$. Assume a 0.7-V drop across each conducting diode. If the magnitude of the average of each output is to be 15 V, find the required amplitude of the sine wave across the entire secondary winding. What is the PIV of each diode?

**3.83** Augment the rectifier circuit of Problem 3.76 with a capacitor chosen to provide a peak-to-peak ripple voltage of (i) 10% of the peak output and (ii) 1% of the peak output. In each case:

(a) What average output voltage results?
(b) What fraction of the cycle does the diode conduct?
(c) What is the average diode current?
(d) What is the peak diode current?

**3.84** Repeat Problem 3.83 for the rectifier in Problem 3.77.

**3.85** Repeat Problem 3.83 for the rectifier in Problem 3.78.

**D3.86** It is required to use a peak rectifier to design a dc power supply that provides an average dc output voltage of 15 V on which a maximum of ±1-V ripple is allowed. The rectifier feeds a load of 150 Ω. The rectifier is fed from the line voltage (120 V rms, 60 Hz) through a transformer. The diodes available have 0.7-V drop when conducting. If the designer opts for the half-wave circuit:

(a) Specify the rms voltage that must appear across the transformer secondary.
(b) Find the required value of the filter capacitor.
(c) Find the maximum reverse voltage that will appear across the diode, and specify the PIV rating of the diode.
(d) Calculate the average current through the diode during conduction.
(e) Calculate the peak diode current.

**D3.87** Repeat Problem 3.86 for the case in which the designer opts for a full-wave circuit utilizing a center-tapped transformer.

**D3.88** Repeat Problem 3.86 for the case in which the designer opts for a full-wave bridge rectifier circuit.

**3.89** Consider a half-wave peak rectifier fed with a voltage $v_i$ having a triangular waveform with 20-V peak-to-peak amplitude, zero average, and 1-kHz frequency. Assume that the diode has a 0.7-V drop when conducting. Let the load resistance $R = 100 \, \Omega$ and the filter capacitor $C = 100 \, \mu F$. Find the average dc output voltage, the time interval during which the diode conducts, the average diode current during conduction, and the maximum diode current.

**D3.90** Consider the circuit in Fig. P3.82 with two equal filter capacitors placed across the load resistors $R$. Assume that the diodes available exhibit a 0.7-V drop when conducting. Design the circuit to provide ±15-V dc output voltages with a peak-to-peak ripple no greater than 1 V. Each supply should be capable of providing 200 mA dc current to its load resistor $R$. Completely specify the capacitors, diodes and the transformer.

**3.91** The op amp in the precision rectifier circuit of Fig. P3.91 is ideal with output saturation levels of ±12 V. Assume that when conducting the diode exhibits a constant voltage drop of 0.7 V. Find $v_1$, $v_0$, and $v_d$ for:

(a) $v_i = +1 \, V$
(b) $v_i = +2 \, V$
(c) $v_i = -1 \, V$
(d) $v_i = -2 \, V$
Also, find the average output voltage obtained when \( v_i \) is a symmetrical square wave of 1-kHz frequency, 5-V amplitude, and zero average.

**FIGURE P3.91**

3.92 The op amp in the circuit of Fig. P3.92 is ideal with output saturation levels of \( \pm 12 \) V. The diodes exhibit a constant 0.7-V drop when conducting. Find \( v_n \), \( v_A \), and \( v_O \) for:

(a) \( v_i = +1 \) V
(b) \( v_i = +2 \) V
(c) \( v_i = -1 \) V
(d) \( v_i = -2 \) V

**FIGURE P3.92**

### SECTION 3.6: LIMITING AND CLAMPING CIRCUITS

3.93 Sketch the transfer characteristic \( v_o \) versus \( v_i \) for the limiter circuits shown in Fig. P3.93. All diodes begin conducting at a forward voltage drop of 0.5 V and have voltage drops of 0.7 V when fully conducting.

3.94 Repeat Problem 3.93 assuming that the diodes are modeled with the piecewise-linear model with \( V_{D0} = 0.65 \) V and \( r_D = 20 \) \( \Omega \).

3.95 The circuits in Fig. P3.93(a) and (d) are connected as follows: The two input terminals are tied together, and the two output terminals are tied together. Sketch the transfer characteristic of the circuit resulting, assuming that the cut-in voltage of the diodes is 0.5 V and their voltage drop when fully conducting is 0.7 V.

3.96 Repeat Problem 3.95 for the two circuits in Fig. P3.93(a) and (b) connected together as follows: The two input terminals are tied together, and the two output terminals are tied together.

*3.97 Sketch and clearly label the transfer characteristic of the circuit in Fig. P3.97 for \(-20 \leq v_i \leq +20 \) V. Assume that the diodes can be represented by a piecewise-linear model with \( V_{D0} = 0.65 \) V and \( r_D = 20 \) \( \Omega \). Assuming that the specified
zener voltage (8.2 V) is measured at a current of 10 mA and that \( r_z = 20 \, \Omega \), represent the zener by a piecewise-linear model.

For inputs over the range of ±5 V, provide a calibrated sketch of the voltages at outputs B and C. For a 5-V peak, 100-Hz sinusoid applied at A, sketch the signals at nodes B and C.

**FIGURE P3.97**

*3.98* Plot the transfer characteristic of the circuit in Fig. P3.98 by evaluating \( v_I \) corresponding to \( v_O = 0.5 \, V \), 0.6 V, 0.7 V, 0.8 V, 0 V, −0.5 V, −0.6 V, −0.7 V, and −0.8 V. Assume that the diodes are 1-mA units (i.e., have 0.7-V drops at 1-mA currents) having a 0.1-V/decade logarithmic characteristic. Characterize the circuit as a hard or soft limiter. What is the value of \( K \)? Estimate \( L_+ \) and \( L_- \).

**FIGURE P3.98**

**D3.99** Design limiter circuits using only diodes and 10-kΩ resistors to provide an output signal limited to the range:

(a) −0.7 V and above
(b) −2.1 V and above
(c) ±1.4 V

Assume that each diode has a 0.7-V drop when conducting.

**D3.100** Design a two-sided limiting circuit using a resistor, two diodes, and two power supplies to feed a 1-kΩ load with nominal limiting levels of ±3 V. Use diodes modeled by a constant 0.7 V. In the nonlimiting region, the circuit voltage gain should be at least 0.95 V/V.

**3.101** Reconsider Problem 3.100 with diodes modeled by a 0.5-V offset and a resistor consistent with 10-mA conduction at 0.7 V. Sketch and quantify the output voltage for inputs of ±10 V.

**3.102** In the circuit shown in Fig. P3.102, the diodes exhibit a 0.7-V drop at 0.1 mA with a 0.1 V/decade characteristic.

**FIGURE P3.102**

**3.104** A clamped capacitor using an ideal diode with cathode grounded is supplied with a sine wave of 10-V rms. What is the average (dc) value of the resulting output?

**3.105** For the circuits in Fig. P3.105, each utilizing an ideal diode (or diodes), sketch the output for the input shown. Label the most positive and most negative output levels. Assume \( CR \gg T \).
FIGURE P3.105

SECTION 3.7: PHYSICAL OPERATION OF DIODES

Note: If in the following problems the need arises for the values of particular parameters or physical constants that are not stated, please consult Table 3.1.

3.106 Find values of the intrinsic carrier concentration \( n_i \) for silicon at −70°C, 0°C, 20°C, 100°C, and 125°C. At each temperature, what fraction of the atoms is ionized? Recall that a silicon crystal has approximately \( 5 \times 10^{22} \) atoms/cm³.

3.107 A young designer, aiming to develop intuition concerning conducting paths within an integrated circuit, examines the end-to-end resistance of a connecting bar 10 \( \mu \)m long, 3 \( \mu \)m wide, and 1 \( \mu \)m thick, made of various materials. The designer considers:

(a) intrinsic silicon
(b) n-doped silicon with \( N_D = 10^{16}/\text{cm}^3 \)
(c) n-doped silicon with \( N_D = 10^{18}/\text{cm}^3 \)
(d) p-doped silicon with \( N_A = 10^{10}/\text{cm}^3 \)
(e) aluminum with resistivity of 2.8 \( \mu \Omega \cdot \text{cm} \)

Find the resistance in each case. For intrinsic silicon, use the data in Table 3.2. For doped silicon, assume \( \mu_n = 2.5\mu_p = 1200 \text{ cm}^2/\text{V} \cdot \text{s} \). (Recall that \( R = \rho L / A \).

3.108 Holes are being steadily injected into a region of n-type silicon (connected to other devices, the details of which are not important for this question). In the steady state, the excess-hole concentration profile shown in Fig. P3.108 is established in the n-type silicon region. Here “excess” means

![FIGURE P3.108](image_url)